	Search Text
1	((plac\$8 layout\$5) same (latch\$3 flip\$7) and clock with (delay\$4 skew) and center same (mass gravity)).clm.

(plac\$7 layout\$4) same latch\$4 same combinational (plac\$7 layout\$4) same latch\$4 same combinational and clock near5 delay\$4 and clock near5 delay\$4 and clock near5 skew\$6 (plac\$7 layout\$4) same latch\$4 same (combinational logic adj gate) and clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 (plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6 (plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) alatch\$4 and (combinational logic adj gate) (((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) alatch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj length length near4 (connect\$4 interconnect)) clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4) ((((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) alatch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj length length near4 (connect\$4 interconnect))) and (clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4)) "5235521".pn. and ((((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) and latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj length near4 (connect\$4 interconnect))) and (clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4)) (plac\$7 layout\$4) same latch\$4 same (combinat\$4 logic adj gate) and clock near5 delay\$4 clock near5 tree and clock near5 skew\$6 (plac\$7 layout\$4) same latch\$4 same (combinat\$4 logic adj gate) and clock near5 delay\$4 clock near5 tree and clock near5 skew\$6 (plac\$7 layout\$4) same latch\$4 same (combinat\$4 logic adj gate) and clock near5 delay\$4 clock near5 tree and clock near5 skew\$6 and length and @ad<"20030717" and initial adj2 plac\$6 clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length and @lock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length and	·-E
tree and clock near5 skew\$6 (plac\$7 layout\$4) same latch\$4 same (combinational logic adj gate) and clock near5 delays and clock near5 tree and clock near5 skew\$6 (plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6 ((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) a latch\$4 and (combinational logic adj gate) (((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) a latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj length length near4 (connect\$4 interconnect)) clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4) ((((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj length length near4 (connect\$4 interconnect))) and (clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4)) "5235521".pn. and (((((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) and latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj length near4 (connect\$4 interconnect))) and (clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4)) (plac\$7 layout\$4) same latch\$4 same (combinat\$4 logic adj gate) and clock near5 delay\$4 clock near5 tree and clock near5 skew\$6 (plac\$7 layout\$4) same latch\$4 same (combinat\$4 logic adj gate) and clock near5 delay\$4 clock near5 tree and clock near5 skew\$6 and length clock near5 tree and clock near5 skew\$6 and length clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length and @ad<"20030717" and initial adj2 plac\$6 and length near5 delay\$4 and clock near5 delay\$4 and clock near5 tree and clock near5 tree and clock near5 skew\$6 and length and elack near5 delay\$4 and clock near5 delay\$4 and clock near5 skew\$6 and length and elack near5 delay\$4 and clock near5 skew\$6 and length and elack near5 delay\$4 and clock near5 skew\$6 and length and elack near5 delay\$4 and clock near5 skew\$6 and length and elack near5 delay\$4 and c	E
and clock near5 tree and clock near5 skew\$6 (plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6 ((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) a latch\$4 and (combinational logic adj gate) (((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) a latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj length length near4 (connect\$4 interconnect)) clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4) ((((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj length length near4 (connect\$4 interconnect))) and (clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4)) "5235521".pn. and ((((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) and latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj length near4 (connect\$4 interconnect))) and (clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4)) (plac\$7 layout\$4) same latch\$4 same (combinat\$4 logic adj gate) and clock near5 delay\$4 clock near5 tree and clock near5 skew\$6 (plac\$7 layout\$4) same latch\$4 same (combinat\$4 logic adj gate) and clock near5 delay\$4 clock near5 tree and clock near5 skew\$6 and length clock near5 tree and clock near5 skew\$6 and length clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length and clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length and clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length and clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length and clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length and clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length near6 delay\$4 and clock near5 tree and clock near5 skew\$6 and length near6 delay\$4 and clock near5 tree and clock near5 skew\$6 and length near6 and length near6 and length near6 a	110
((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) a latch\$4 and (combinational logic adj gate) (((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj length length near4 (connect\$4 interconnect)) clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4) ((((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj length length near4 (connect\$4 interconnect))) and (clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4)) "5235521".pn. and ((((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clonear5 skew\$6) and latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj length near4 (connect\$4 interconnect))) and (clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4)) (plac\$7 layout\$4) same latch\$4 same (combinat\$4 logic adj gate) and clock near5 delay\$4 clock near5 tree and clock near5 skew\$6 (plac\$7 layout\$4) same latch\$4 same (combinat\$4 logic adj gate) and clock near5 delay\$4 clock near5 tree and clock near5 skew\$6 and length clock near5 tree and clock near5 skew\$6 and length clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length and @ad<"20030717" and initial adj2 plac\$6	4
latch\$4 and (combinational logic adj gate) (((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj length length near4 (connect\$4 interconnect)) clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4) ((((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj length length near4 (connect\$4 interconnect))) and (clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4)) "5235521".pn. and ((((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and cloek near5 skew\$6) and latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj ler length near4 (connect\$4 interconnect))) and (clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4)) (plac\$7 layout\$4) same latch\$4 same (combinat\$4 logic adj gate) and clock near5 delay\$4 clock near5 tree and clock near5 skew\$6 (plac\$7 layout\$4) same latch\$4 same (combinat\$4 logic adj gate) and clock near5 delay\$4 clock near5 tree and clock near5 skew\$6 and length clock near5 tree and clock near5 skew\$6 and length clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length and @ad<"20030717" and initial adj2 plac\$6	_
latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj length length near4 (connect\$4 interconnect)) clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4) ((((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj length length near4 (connect\$4 interconnect))) and (clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4)) "5235521".pn. and ((((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and cloek near5 skew\$6) and latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj length near4 (connect\$4 interconnect))) and (clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4)) (plac\$7 layout\$4) same latch\$4 same (combinat\$4 logic adj gate) and clock near5 delay\$4 clock near5 tree and clock near5 skew\$6 (plac\$7 layout\$4) same latch\$4 same (combinat\$4 logic adj gate) and clock near5 delay\$4 clock near5 tree and clock near5 skew\$6 and length clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length and @ad<"20030717" and initial adj2 plac\$6	nd
((((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj length length near4 (connect\$4 interconnect))) and (clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4)) "5235521".pn. and ((((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) and latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj ler length near4 (connect\$4 interconnect))) and (clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4)) (plac\$7 layout\$4) same latch\$4 same (combinat\$4 logic adj gate) and clock near5 delay\$4 clock near5 tree and clock near5 skew\$6 (plac\$7 layout\$4) same latch\$4 same (combinat\$4 logic adj gate) and clock near5 delay\$4 clock near5 tree and clock near5 skew\$6 and length (clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length and @ad<"20030717" and initial adj2 plac\$6	nd
latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj length length near4 (connect\$4 interconnect))) and (clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4)) "5235521".pn. and ((((plac\$7 layout\$4) same clock adj tree and clock near5 delay\$4 and clock near5 skew\$6) and latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj ler length near4 (connect\$4 interconnect))) and (clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4)) (plac\$7 layout\$4) same latch\$4 same (combinat\$4 logic adj gate) and clock near5 delay\$4 clock near5 tree and clock near5 skew\$6 (plac\$7 layout\$4) same latch\$4 same (combinat\$4 logic adj gate) and clock near5 delay\$4 clock near5 tree and clock near5 skew\$6 and length clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length and @ad<"20030717" and initial adj2 plac\$6	
near5 skew\$6) and latch\$4 and (combinational logic adj gate)) and (wirelength wir\$4 adj ler length near4 (connect\$4 interconnect))) and (clock same delay\$4 same (mimim\$6 reduc\$4 decreas\$4)) (plac\$7 layout\$4) same latch\$4 same (combinat\$4 logic adj gate) and clock near5 delay\$4 clock near5 tree and clock near5 skew\$6 (plac\$7 layout\$4) same latch\$4 same (combinat\$4 logic adj gate) and clock near5 delay\$4 clock near5 tree and clock near5 skew\$6 and length clock near5 tree and clock near5 skew\$6 and length clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length and @ad<"20030717" and initial adj2 plac\$6	and
clock near5 tree and clock near5 skew\$6 (plac\$7 layout\$4) same latch\$4 same (combinat\$4 logic adj gate) and clock near5 delay\$4 clock near5 tree and clock near5 skew\$6 and length clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length and @ad<"20030717" and initial adj2 plac\$6	
clock near5 tree and clock near5 skew\$6 and length clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length and @ad<"20030717" and initial adj2 plac\$6	and
@ad<"20030717" and initial adj2 plac\$6	and
clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length and	
@ad<"20030717" and initial adj2 plac\$6 and clock near5 synthes\$5	
clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length and @ad<"20030717" and initial adj2 plac\$6 and clock near5 synthes\$5 and clock same delay\$ same (mimim\$6 reduc\$4 decreas\$4 optim\$7)	.
clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length and @ad<"20030717" and quadratic	
clock near5 delay\$4 and clock near5 tree and clock near5 skew\$6 and length and @ad<"20030717" and quadratic and (latch\$4 flip\$6)	
(plac\$7 layout\$4) same latch\$4 same combinat\$8 and @ad<"20030717" and clock near5 delay\$5 and clock near3 skew	
(plac\$7 layout\$4) same latch\$4 same combinat\$8 and @ad<"20030717" and clock near5 delay\$5 and clock near3 skew and "716"/\$.ccls.	